This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)

,

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G01N 27/42

A1

(11) International Publication Number: WO 00/62049

(43) International Publication Date: 19 October 2000 (19.10.00)

(21) International Application Number: PCT/

PCT/US00/09266

(22) International Filing Date:

7 April 2000 (07.04.00)

(30) Priority Data:

60/128,366

8 April 1999 (08.04.99)

US

(71) Applicant: MIDTRONICS, INC. [US/US]; 7000 Monroe Street, Willowbrook, IL 60521 (US).


(72) Inventors: BERTNESS, Kevin, I.; 1317 McClurg Drive, Batavia, IL 60510 (US). BUTTERIS, Jamey; 7912 Woodlyn Drive, Apt. 103, Woodridge, IL 60517 (US).

(74) Agents: JUDSON, K., Champlin et al.; Westman, Champlin & Kelly, P.A., Suite 1600, International Centre, 900 Second Avenue South, Minneapolis, MN 55402-3319 (US). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA. UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: ELECTRONIC BATTERY TESTER



(57) Abstract

An electronic battery tester (16) includes a calibration interface (67). A microprocessor (56) is configured to calibrate the battery tester (16) by coupling to a calibrator (100) through the calibration interface (67).

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia	
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia	
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal	
ΑŪ	Australia	GA	Gabon	LV	Larvia	SZ	Swaziland	
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad	
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo	
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan	
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan	
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey	
BG	Bulgaria	HU	Hungary	ML	Mali	17	Trinidad and Tobago	
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine	
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda	
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America	
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan	
CF	Central African Republic	JP	Japan	NE	Niger	VN	Vict Nam	
CG	Congo	KE	Кепуа	NL	Netherlands	YU	Yugoslavia	
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe	
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand	7		
CM	Cameroon		Republic of Korea	PL	Poland			
CN	China	KR	Republic of Korea	PT	Portugal			
CU	Cuba	KZ	Kazakstan	RO	Romania			
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation			
DE	Germany	LI	Liechtenstein	SD	Sudan			
DK	Denmark	LK	Sri Lanka	SE	Sweden			
EE	Estonia	LR	Liberia	SG	Singapore			

10

15

20

25

30

-1-

ELECTRONIC BATTERY TESTER

BACKGROUND OF THE INVENTION

The present invention relates to testing of storage batteries. More specifically, the present invention relates to electronic battery testers of the type used to test the condition of storage batteries.

Storage batteries, such as lead acid storage batteries of the type used in the automotive industry, have existed for many years. However, understanding the nature of such storage batteries, how such storage batteries operate and how to accurately test such batteries has been an ongoing endeavor and has proved quite difficult. Storage batteries consist of a plurality of individual storage cells electrically connected in series. Typically each cell has a voltage potential of about 2.1 volts. By connecting the cells in series, the voltages of the individual cells are added in a cumulative manner. For example, in a typical automotive storage battery, six storage cells are used to provide a total voltage when the battery is fully charged of 12.6 volts.

There has been a long history of attempts to accurately test the condition of storage batteries. A simple test is to measure the voltage of the battery. If the voltage is below a certain threshold, the battery is determined to be bad. However, this test is inconvenient because it requires the battery to be charged prior to performing the test. If the battery is discharged, the voltage will be low and a good battery may be incorrectly tested as bad. Furthermore, such a test does not give any indication of how much energy is stored in the battery. Another technique for testing a battery is referred as a load test. In a load test, the

battery is discharged using a known load. As the battery is discharged, the voltage across the battery is monitored and used to determine the condition of the battery. This technique requires that the battery be sufficiently charged in order that it can supply current to the load.

More recently, a technique has been pioneered by Dr. Keith S. Champlin and Midtronics, Inc. of Burr Ridge, Illinois for testing storage batteries by measuring the conductance of the batteries. 10 technique is described in a number of United States patents obtained by Dr. Champlin and Midtronics, Inc, for example, U.S. Patent No. 3,873,911, issued March 25, 1975, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE; U.S. Patent No. 3,909,708, issued September 30, . 15 1975, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE; U.S. Patent No. 4,816,768, issued March 28, 1989, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE; U.S. Patent No. 4,825,170, issued April 25, 20 1989, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE WITH AUTOMATIC VOLTAGE SCALING; U.S. Patent No. 4,881,038, issued November 14, 1989, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE WITH AUTOMATIC VOLTAGE SCALING TO DETERMINE CONDUCTANCE; U.S. Patent No. 4,912,416, issued March 27, 25 1990, to Champlin, entitled ELECTRONIC BATTERY TESTING DEVICE WITH STATE-OF-CHARGE COMPENSATION; U.S. Patent No. 5,140,269, issued August 18, 1992, to Champlin, entitled ELECTRONIC TESTER FOR ASSESSING BATTERY/CELL 30 CAPACITY; U.S. Patent No. 5,343,380, issued August 30, 1994, entitled METHOD AND APPARATUS FOR SUPPRESSING TIME VARYING SIGNALS IN BATTERIES UNDERGOING CHARGING OR DISCHARGING; U.S. Patent No. 5,572,136, issued November 5, 1996, entitled ELECTRONIC BATTERY TESTER WITH

20

25

30

AUTOMATIC COMPENSATION FOR LOW STATE-OF-CHARGE; U.S. Patent No. 5,574,355, issued November 12, 1996, entitled METHOD AND APPARATUS FOR DETECTION AND CONTROL OF THERMAL RUNAWAY IN A BATTERY UNDER CHARGE; U.S. Patent No. 5,585,728, issued December 17, 1996, entitled ELECTRONIC BATTERY TESTER WITH AUTOMATIC COMPENSATION FOR LOW STATE-OF-CHARGE; U.S. Patent No. 5,592,093, issued January 7, 1997, entitled ELECTRONIC BATTERY TESTING DEVICE LOOSE TERMINAL CONNECTION DETECTION VIA A COMPARISON CIRCUIT; U.S. Patent No. 5,598,098, issued January 28, 1997, entitled ELECTRONIC BATTERY TESTER WITH VERY HIGH NOISE IMMUNITY; U.S. Patent No. 5,757,192, issued May 26, 1998, entitled METHOD AND APPARATUS FOR DETECTING A BAD CELL IN A STORAGE BATTERY; U.S. Patent No. 5,821,756, issued October 13, 1998, entitled ELECTRONIC BATTERY TESTER WITH TAILORED COMPENSATION FOR LOW STATE-OF-CHARGE; U.S. Patent No. 5,831,435, issued November 3, 1998, entitled BATTERY TESTER FOR JIS STANDARD; U.S. Patent No. 5,914,605, issued June 22, 1999, entitled ELECTRONIC BATTERY TESTER; U.S. Patent No. 5,945,829, issued August 31, 1999, entitled MIDPOINT BATTERY MONITORING; and U.S. Patent No. 6,002,238, issued December 14, 1999, entitled METHOD AND APPARATUS FOR MEASURING COMPLEX IMPEDANCE OF CELLS AND BATTERIES.

Most accurate electronic battery testers have required very accurate and relatively expensive test and interface circuitry. The circuitry must be able to be accurately calibrated to a standard, and maintain that calibration in the harsh environment often associate with automotive battery testing. The user interface associated with such devices has also been relatively complex and expensive. Such devices have required a significant capital investment and, because of this

WO 00/62049 PCT/US00/09266

-4-

investment, have often not been attractive to individual consumers. Further, the expense associated with such battery testers has reduced the number of testers which are typically available in commercial settings.

SUMMARY OF THE INVENTION

An electronic battery tester includes a calibration interface. A microprocessor is configured to calibrate the battery tester by coupling to a calibrator through the calibration interface.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a simplified schematic diagram showing an electronic battery tester in accordance with the present invention.

Figure 2 is a simplified block diagram of a test fixture in accordance with one aspect of the invention for use with the battery tester of Figure 1.

Figure 3 is a simplified electrical schematic diagram of an amplifier in the tester of Figure 1.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The present invention provides an inexpensive electronic battery tester which delivers accurate results and is easy to use. Aspects of the invention will be apparent in the following disclosure.

Figure 1 is a simplified block diagram of electronic battery tester circuitry 16 in accordance with the present invention. Apparatus 16 is shown coupled to battery 12 which includes a positive battery terminal 22 and a negative battery terminal 24. Battery 12 is a storage battery having a plurality of individual cells, typically six, and a voltage of 12.6 volts.

Circuitry 16 operates in accordance with one embodiment of the present invention and determines the conductance (G_{BAT}) of battery 12 and the voltage potential (V_{BAT}) between terminals 22 and 24 of battery

5

10

15

20

25

15

20

25

12. Circuitry 16 includes current source 50, differential amplifier 52, analog-to-digital converter 54 and microprocessor 56. Amplifier 52 is capacitively coupled to battery 12 through capacitors C₁ and C₂. Amplifier 52 has an output connected to an input of analog-to-digital converter 54. Microprocessor 56 is connected to system clock 58, memory 60, visual output 62 and analog-to-digital converter 54. Microprocessor 56 is also capable of receiving an input from input device 66. Further, an input/output (I/O) port 67 is provided.

In operation, current source 50 is controlled by microprocessor 56 and provides a current in the direction shown by the arrow in Figure 1. embodiment, this is a square wave or a pulse. Differential amplifier 52 is connected to terminals 22 and 24 of battery 12 through capacitors C₁ and C₂, respectively, and provides an output related to the voltage potential difference between terminals 22 and 24. In a preferred embodiment, amplifier 52 has a high input impedance. Circuitry 16 includes differential amplifier 70 having inverting and noninverting inputs connected to terminals 24 and 22, respectively. Amplifier 70 is connected to measure the open circuit potential voltage (V_{BAT}) of battery 12 between terminals 22 and 24. The output of amplifier 70 is provided to analog-to-digital converter 54 such that the voltage across terminals 22 and 24 can be measured by microprocessor 56.

Circuitry 16 is connected to battery 12 through a four-point connection technique known as a Kelvin connection. This Kelvin connection allows current I to be injected into battery 12 through a first pair of terminals while the voltage V across the

10

15

20

25

30

terminals 22 and 24 is measured by a second pair of connections. Because very little current flows through amplifier 52, the voltage drop across the inputs to amplifier 52 is substantially identical to the voltage drop across terminals 22 and 24 of battery 12. The output of differential amplifier 52 is converted to a digital format and is provided to microprocessor 56. Microprocessor 56 operates at a frequency determined by system clock 58 and in accordance with programming instructions stored in memory 60.

Microprocessor 56 determines the conductance of battery 12 by applying a current pulse I using current source 50. The microprocessor determines the change in battery voltage due to the current pulse I using amplifier 52 and analog-to-digital converter 54. The value of current I generated by current source 50 is known and is stored in memory 60. In one embodiment, current I is obtained by applying a load to battery 12. Microprocessor 56 calculates the dynamic conductance of battery 12 using the following equation:

Conductance -
$$G_{BAT}$$
 - $\frac{\Delta I}{\Delta V}$ Equation 1

where ΔI is the change in current flowing through battery 12 due to current source 50 and ΔV is the change in battery voltage due to applied current ΔI . This can then be converted in to cold cranking amps (CCA) and/or compared to a rating of battery 12 stored in memory 60.

One aspect of the present invention includes the reduction in the number of expensive components which are used in the battery tester 16. For example, some prior art battery testers have required a user input through which an operator enters a rating or reference for the particular battery being tested.

However, in one embodiment, the present invention uses a fixed reference which is chosen to approximate the capacity of most batteries being tested. For example, a value of approximately 500 CCA may be used as an approximation and stored in memory 60. Although this reduces accuracy of the tester, the tester is still capable of providing satisfactory results for many applications. For example, if a battery is measured as being marginal, the operator can proceed with a battery test using a tester having a separate input. particular general reference standard which is used in the present invention can be selected for a specific use for the tester. For example, if the tester is intended for use with automotive batteries one standard may be used and if the tester is intended for use with golf carts, for example, another standard may be stored in memory 60 during manufacture. In another embodiment, the rating is entered through input 66 by an operator.

In another aspect of the present invention, indicator 62 comprises two LEDs 62A and 62B. example, LED 62A can be a red LED and LED 62B can be a green LED. If microprocessor 56 turns both LEDs 62A and 62B on, this indicator that the testing process is under way. A single green LED 62B indicates a good battery while a single red LED 62A indicates a bad battery. A flashing green LED 62B indicates a good battery with a low charge. Flashing red and green LEDs 62A,B indicate the battery should be recharged and retested. another aspect, the tester 16 can be used as a charging tester by measuring the voltage across the battery 12 during operation of the engine of the vehicle which contains the battery. The tester can be switched between a battery test mode and a charging test mode through user input 66 which comprises a switch, for

10

15

20

25

example. In this aspect of the invention, a green light indicates a normal charging voltage, a red light indicates a low charging voltage and a flashing red light indicates a high charging voltage. Of course, other combinations of light colors, sequences or flashing rates can be used to convey information.

In one aspect, memory 60 includes a nonvolatile memory such as a flash memory which can store information when circuitry 16 is not receiving power. In performing a battery test, microprocessor can compare 10 a measured value of a dynamic parameter of the battery, such as conductance, to a rated value to obtain a relative value. The rated value can be stored in memory 60. The units of the rating such as CCA, DIN, SAE, JIS 15 or others, can be selected by a user and semipermanently stored in the flash memory. Any type of non-volatile memory which can be written to and can be used. A rating can be selected through user input 66. For example, a first button can be used to increment a 20 rating displayed on indicator 62 and a second button can be used to decrement the rating. The value of the increments and decrements can be stored in the flash memory. Programming of the flash memory can be through a special operating mode. For example, if a certain 25 sequence of inputs are provided or pressed on input 66 during operation or during power up of the device, microprocessor 56 can enter a flash memory programming In such a mode, the rating standard or the increment/decrement value can be entered and stored into the flash memory. Typically, circuitry 16 is powered 30 using power derived from battery 12. In such an embodiment, values in the flash memory will maintained even when the device is disconnected from battery 12.

15

20

25

30

1 Mg-

-- 1E -- 1E

. Telegraphic

der-

Microprocessor 56 can also capture and store voltages measured by amplifier 70. For example, microprocessor 56 can take a number of samples using the analog to digital converter 54 and store a high sample value and a low sample value. These values can subsequently be retrieved using input 66 and displayed through indicator 62. This information is particularly useful to diagnose problems associated with the starter motor of the vehicle. For example, a relatively low voltage value can indicate a impending failure. Similarly, a high value during which the starter motor is not operating can indicate that the starter motor is burned out is failing to receive power.

In one aspect, indicator 62 includes an LED array configured to provide a numerical output. Such an output can provide, for example, a voltage measurement. Further, in one embodiment, an operator is able to enter the rating of a battery, such as a CCA rating, by pushing buttons in user input 66 which allow the operator to scroll through a series of CCA ratings which are displayed on the LED array of indicator 62. CCA can be stored in increments of 5 or 10, for example, and the operator can scroll through the increments until the battery rating is reached. A test can then be initiated by pressing another button in input 66.

The battery tester 16 of the present invention is also capable of performing an automated calibration. Typically, this calibration is performed during manufacture, during which time the tester 16 is coupled to a calibrated test fixture. Figure 2 is a simplified diagram of a test fixture or calibrator 100 for use with tester 16 of Figure 1. In the simplified schematic diagram illustrated in Figure 2, calibrator 100 includes a calibration resistance or shunt 102 and a calibration

10

15

20

25

30

voltage generated by zener diode 104 of 10.00 volts. A switch 106 is connected as shown in Figure 2 and coupled to tester I/O 67. During operation, microprocessor 56 and tester 16 controls switch 106 to switch between a conductance (CCA) calibration mode and a voltage calibration mode. To calibrate conductance, switch 106 is moved into position to couple to resistance 102. Tester 16 performs a test upon this calibration resistance 102. The difference between the measured value and the actual value is stored in memory 60 and is used to offset subsequent tests. Similarly, to perform a voltage calibration switch 106 is connected to voltage source 104 such that all test connections to tester 16 are connected across voltage source 104. measured value is compared to the actual value of source 104 and the offset is stored in memory 60 and used to correct subsequent calibrations. In a third position, switch 106 couples to the other terminal to allow measurement of the voltage source. After the calibration sequence, a second calibration sequence is performed. If errors still exist, or if the errors are outside of an acceptable window, the tester is rejected. Further I/O 67 can couple to a computer (not shown). whereby microprocessor 56 in tester can provide detailed diagnostic information such as specific calibration values or measurement errors for use in performing diagnostics on tester 16.

Calibrator 200 can have other configurations and the embodiment of Figure 2 is simply one example. The switch can be formed by a relay transistor or other selectable switch and can comprise multiple switches to achieve the desired functionality. The calibrator can also include a microprocessor to perform more complex calibration steps.

Figure 3 illustrates a simplified amplifier 120 in accordance with another aspect of the invention. Amplifier 120 includes differential amplifier 52 coupled with resistors 122, 124, 126 and 128 as shown. Further, current source 50 is illustrated in Figure 3 including a measured voltage V_I 130 across a load resistance 132 which is switched by transistor 134. The amplifier is configured to have a gain of 100 and the transistor 134 switches at a frequency of 100 Hz. Thus, the CCA of the battery 12 is proportional to the conductance of the battery (G_{BATT}) which equals V_I/V_{DIFF}, where V_I is the voltage across load resistance 132 and V_{DIFF} is the differential voltage output from amplifier 52. In one preferred embodiment, amplifier 52 comprises a LM324 operational amplifier (OPAMP).

The present invention may be implemented using any appropriate technique. For simplicity, a single technique has been illustrated herein. However, other techniques may be used including implementation in all analog circuitry. Additionally, by using appropriate techniques, the battery resistance and a reference resistance (the reciprocal of conductance) may be employed in the invention. Various reference values may be stored in memory and be selected for various testing criteria such as based upon a measured temperature or the measured battery voltage. Although circuitry 16 has been illustrated in which source 50 is a current source and amplifier 52 measures a voltage signal, those skilled in the art will recognize that the circuitry may be modified by using a voltage signal source and detecting the result in current flowing through the battery. A value related to this current level is digitized and provided to the microprocessor. Battery conductance and relative conductance are calculated as

10

15

20

25

WO 00/62049 PCT/US00/09266

-12-

appropriate. Further, the voltage or current signals may be pulsed, square waves, sign waves or any other appropriate signal controlled by microprocessor 56 or by an oscillator such as clock 58. The terms "inject" or "apply" is used herein to describe the applying of voltage or current either with active circuitry or by applying a load to the battery. Further, "time varying" includes step signal inputs, pulse signals, periodic signals, etc.

Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention.

WO 00/62049 PCT/US00/09266

-13-

WHAT IS CLAIMED IS:

- 1. An electronic battery tester for testing a storage battery, comprising:
 - a first pair of connectors configured to
 couple to a positive terminal of the
 battery;
 - a second pair of connectors configured to couple to a negative terminal of the battery, the first and second pairs of connectors forming a Kelvin connection with the battery;
 - a memory;

 - a microprocessor configured to test the battery through the Kelvin connection based upon a calibration value stored in the memory, the microprocessor further configured to communicate with the calibrator through the calibration interface to initiate a self calibration, measure a calibrated value of the calibrator through the Kelvin connection and store the measured calibrator value in memory as the calibration value.
- 2. The electronic battery tester of claim 1 wherein the calibration interface is configured to provide a first calibrator control output to initiate a resistance calibration and a second calibrator control output to initiate a voltage calibration.
- 3. The electronic battery tester of claim 1 including a visual output configured to display a result

of the battery test, the visual output including a LED and wherein a first test result is indicated with the LED on and a second test result is indicated with the LED off.

- 4. The electronic battery tester of claim 1 wherein the battery test is further a function of a fixed reference value stored in the memory.
- 5. The electronic battery tester of claim 1 wherein the battery test is further a function of a selectable reference value.
- 6. The electronic battery tester of claim 5 wherein the reference value is selected by scrolling through a plurality of reference values.
- 7. The electronic battery tester of claim 5 wherein the reference value is selected in accordance with an increment value stored in the memory.
- 8. The electronic battery tester of claim 7 wherein the memory comprises a non-volatile memory.
- 9. The electronic battery tester of claim 8 wherein the increment value is selectively stored in the non-volatile memory.
- 10. The electronic battery tester of claim 9 wherein the increment value is stored by placing the microprocessor in a programming mode.
- 11. The electronic battery tester of claim 11 wherein a programming mode is entered during power-up of the microprocessor.
- 12. The electronic battery tester of claim 5 wherein the reference value is in accordance with a selectable standard.
- 13. The electronic battery tester of claim 12 wherein the standard is stored in memory.
- 14. The electronic battery tester of claim 13 wherein the memory comprises a non-volatile memory.

- The electronic battery tester of claim 13 wherein the standard is stored by placing the microprocessor in a programming mode.
- 16. The electronic battery tester of claim 15 wherein the programming mode is entered during power-up of the microprocessor.
- 17. The electronic battery tester of claim 1 wherein the calibration output is configured to drive a switch in the calibrator.
- 18. The electronic battery tester of claim 2 wherein the microprocessor calibration values from resistance and voltage measurements are stored in the memory.
- 19. An electronic battery tester for testing a storage battery, comprising:
 - a first pair of connectors configured to
 couple to a positive terminal of the
 battery;
 - a second pair of connectors configured to couple to a negative terminal of the battery, the first and second pairs of connectors forming a Kelvin connection with the battery;
 - a memory;
 - a microprocessor configured to test the battery through the Kelvin connection based upon an industry standard battery rating; and
 - a user input configured to select an industry standard rating system for the battery rating and store the selected rating system in the memory.
- 20. The electronic battery tester of claim 19 including a calibration interface configured to couple

to a calibrator to initiate measurement of a calibrated value of the calibrator through the Kelvin connection.

- 21. The electronic battery tester of claim 19 including a visual output configured to display a result of the battery test, the visual output including a LED and wherein a first test result is indicated with the LED on and a second test result is indicated with the LED off.
- 22. The electronic battery tester of claim 19 wherein the battery test is a function of a fixed reference value stored in the memory.
- 23. The electronic battery tester of claim 19 wherein the battery test is further a function of a selectable reference value.
- 24. The electronic battery tester of claim 23 wherein the reference value is selected by scrolling through a plurality of reference values.
- 25. The electronic battery tester of claim 24 wherein the reference value is selected in accordance with an increment value stored in a non-volatile memory.
- 26. The electronic battery tester of claim 19 wherein the memory comprises a non-volatile memory.
- 27. The electronic battery tester of claim 26 wherein the standard rating system is stored by placing the microprocessor in a programming mode.
- 28. The electronic battery tester of claim 14 wherein the programming mode is entered during power-up of the microprocessor.
- 29. An electronic battery tester for testing a storage battery, comprising:
 - a first pair of connectors configured to couple to a positive terminal of the battery;

a second pair of connectors configured to couple to a negative terminal of the battery, the first and second pairs of connectors forming a Kelvin connection with the battery;


a memory;

- a microprocessor configured to test the battery through the Kelvin connection based upon a battery rating; and
- a user input configured to select an increment or decrement value for use in entering the battery rating and store the value in the memory.
- 30. The electronic battery tester of claim 29 includes a calibration interface to couple to a calibrator.
- 31. The electronic battery tester of claim 29 including a visual output configured to display a result of the battery test, the visual output including a LED and wherein a first test result is indicated with the LED on and a second test result is indicated with the LED off.
- 32. The electronic battery tester of claim 29 wherein the battery rating is selected by scrolling through a plurality of reference values.
- 33. The electronic battery tester of claim 29 wherein the reference value is selected in accordance with an increment value stored in the memory.
- 34. The electronic battery tester of claim 29 wherein the memory comprises a non-volatile memory.
- 35. The electronic battery tester of claim 29 wherein the increment or decrement value is stored in memory by placing the microprocessor in a programming mode.


WO 00/62049 PCT/US00/09266

-18-


- 36. The electronic battery tester of claim 35 wherein the programming mode is entered during power-up of the microprocessor.
- 37. The electronic battery tester of claim 29 wherein the battery rating is in accordance with a selectable standard.
- 38. The electronic battery tester of claim 37 wherein the standard is stored in memory.
- 39. The electronic battery tester of claim 38 wherein the standard is stored by placing the microprocessor in a programming mode.
- 40. A battery tester calibrator, comprising:
 - a control input configured to receive a control input from an electronic battery tester;
 - a Kelvin connection coupling configured to couple to a Kelvin connection of the battery tester;
 - a voltage reference;
 - a resistance reference;
 - at least one switch configured to selectively couple the voltage and resistance references to the Kelvin connection coupling in respective first and second relay positions in response to the control input.



SUBSTITUTE SHEET (RULE 26)



XCID: <WO___0082048A1_I_>



DID: <WO___0062049A1_I_>

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US00/09266

A. CL			
	ASSIFICATION OF SUBJECT MATTER		
IPC(6) US CL	: G01N 27/42		
	: 324/425 to International Patent Classification (IPC) or to both	parional electification and IDC	
	ELDS SEARCHED	national classification and IPC	·
D. F11	ELDS SEARCHED		
	documentation searched (classification system followe 324/426, 430, 434, 437; 702/63;	ed by classification symbols)	
Documenta	tion searched other than minimum documentation to t	the extent that such documents are included	in the fields searched
Electronic	data base consulted during the international search (na	ume of data base and, where practicable, sea	urch terms used)
C. DO	CUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where	annimize of the relevant passages	Relevant to claim No.
Y	US 6,008,652 A (THEOPHANOPOULOS et al) 2	8 December 1000 /28 12 1000) entire	1-40
•	document.	5 December 1999 (26.12.1999), cume	1-40
Y	US 5,808,469 A (KOPERA) 15 September 1998 (15.09.1998), entire document.	1-40
Y	US 5,710,503 A (SIDERIS et al) 20 January 1998	(20.01.1998), entire document.	1-40
A	US 4,820,966 A (FRIDMAN) 11 April 1989 (11.0	4.1989), entire document.	1-40
	j		
	·		
	İ		
Furthe	r documents are listed in the continuation of Box C.	See patent family annex.	
	r documents are listed in the continuation of Box C.	"T" later document published after the inter	national filing date or priority
A* documen			tion but cited to understand the
A* documen of particu E* earlier ap	pecial categories of cited documents: I defining the general state of the art which is not considered to be ular relevance Application or patent published on or after the international filing date	"T" later document published after the inter- date and not in conflict with the applica principle or theory underlying the inver- "X" document of particular relevance; the considered novel or cannot be considered."	ation but cired to understand the priori
A document of particular ap	pecial categories of cited documents: I defining the general state of the art which is not considered to be ular relevance splication or patent published on or after the international filing date t which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as	"T" later document published after the inter- date and not in conflict with the applica- principle or theory underlying the inver- "X" document of particular relevance; the considered novel or cannot be consider when the document is taken alone "Y" document of particular relevance; the c	ation but cired to understand the strion laumed invention cannot be ed to involve an inventive step
A" document of particular application of particular application of particular application of the	pecial categories of cited documents: I defining the general state of the art which is not considered to be ular relevance splication or patent published on or after the international filing date t which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as	"T" later document published after the inter- date and not in conflict with the applica- principle or theory underlying the inver- "X" document of particular relevance; the considered novel or cannot be consider when the document is taken alone	ation but cired to understand the strion Laumed invention cannot be ed to involve an inventive step Laumed invention cannot be when the document is document, such combination
A document of particular application of part	pecial categories of cited documents: I defining the general state of the art which is not considered to be ular relevance I polication or patent published on or after the international filing date I which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as	"T" later document published after the inter- date and not in conflict with the applica- principle or theory underlying the inver- "X" document of particular relevance; the c- considered novel or cannot be consider when the document is taken alone "Y" document of particular relevance; the c- considered to involve an inventive step combined with one or more other such	ation but cired to understand the strion latined invention cannot be ed to involve an inventive step latined invention cannot be when the document is documents, such combination art
A" document of particular application of par	pecial categories of cited documents: I defining the general state of the art which is not considered to be alar relevance splication or patent published on or after the international filing date which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as referring to an oral disclosure, use, exhibition or other means published prior to the international filing date but later than the	"T" later document published after the inter- date and not in conflict with the applica- principle or theory underlying the invest "X" document of particular relevance; the o- considered novel or cannot be consider when the document is taken alone "Y" document of particular relevance; the o- considered to involve an inventive step combined with one or more other such being obvious to a person skilled in the	ation but cired to understand the strion taumed invention cannot be ed to involve an inventive step taumed invention cannot be when the document is document at documents, such combination art
A document of particle E earlier ap L document establish specified; O document priority delate of the au	pecial categories of cued documents: I defining the general state of the art which is not considered to be altar relevance splication or patent published on or after the international filing date rewhich may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as referring to an oral disclosure, use, exhibition or other means published prior to the international filing date but later than the are claimed crual completion of the international search	"T" later document published after the interdate and not in conflict with the application principle or theory underlying the investigation of the consideration of particular relevance; the considered novel or cannot be considered when the document is taken alone. "Y" document of particular relevance; the considered to involve an inventive step combined with one or more other such being obvious to a person skilled in the document member of the same patent for th	ation but cired to understand the ation taumed invention cannot be ed to involve an inventive step taumed invention cannot be when the document is document at documents, such combination art
A document of particular agreement of the agre	pecial categories of cuted documents: If defining the general state of the art which is not considered to be alar relevance uplication or patent published on or after the international filing date of which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as of referring to an oral disclosure, use, exhibition or other means of published prior to the international filing date but later than the attenual completion of the international search utiling address of the ISA/US	"T" later document published after the inter- date and not in conflict with the applica- principle or theory underlying the inver- "X" document of particular relevance; the o- considered novel or cannot be consider when the document is taken alone "Y" document of particular relevance; the o- considered to involve an inventive step combined with one or more other such being obvious to a person skilled in the "&" document member of the same patent for	ation but cired to understand the ation taumed invention cannot be ed to involve an inventive step taumed invention cannot be when the document is document at documents, such combination art
A document of partier applications of the authorized and machine a	pecial categories of cited documents: If defining the general state of the art which is not considered to be alar relevance polication or parent published on or after the international filing date which may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as referring to an oral disclosure, use, exhibition or other means published prior to the international filing date but later than the ate claimed citual completion of the international search utiling address of the ISA/US mustioner of Patents and Trademarks PCT	"T" later document published after the interdate and not in conflict with the application principle or theory underlying the investigation of the consideration of particular relevance; the considered novel or cannot be considered when the document is taken alone. "Y" document of particular relevance; the considered to involve an inventive step combined with one or more other such being obvious to a person skilled in the document member of the same patent for th	ation but cired to understand the ation taumed invention cannot be ed to involve an inventive step taumed invention cannot be when the document is documents, such combination art
A document of particular appropriate of the automaticular appropriate of the automaticular and market and mark	pecial categories of cited documents: It defining the general state of the art which is not considered to be alar relevance polication or patent published on or after the international filing date twhich may throw doubts on priority claim(s) or which is cited to the publication date of another citation or other special reason (as referring to an oral disclosure, use, exhibition or other means published prior to the international filing date but later than the ate claimed Citial completion of the international search utiling address of the ISA/US mustioner of Patents and Trademarks	The later document published after the interdate and not in conflict with the application principle or theory underlying the investigation of the considered novel or cannot be considered novel or cannot be considered when the document is taken alone The document of particular relevance; the considered to involve an inventive step combined with one or more other such being obvious to a person skilled in the document member of the same patent for the same patent	ation but cired to understand the ation taumed invention cannot be ed to involve an inventive step taumed invention cannot be when the document is documents, such combination art